Abstract-We present an accurate small signal model for thin-film transistors (TFTs) taking into account non-idealities, such as contact resistance, parasitic capacitance, and threshold voltage shift. The model gives high accuracy in S-parameters, and the predicted cutoff frequency yields 1% discrepancy compared with measurement results. In contrast, the conventional CMOS small signal model adapted for TFTs yields 12.5% error. The TFT's cutoff frequency is also evaluated under bias stress to examine the effect of device instability on small signal behavior.
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I. INTRODUCTION

S
MALL signal modeling simplifies the analysis of non-linear devices, in which the signal in question is treated as a small perturbation around the bias point [1] - [3] . The resulting linear approximation reduces design complexity of circuits such as amplifiers [4] - [9] . When compared to MOSFETs, TFTs have a different structure and unique material properties, which result in, for example, larger contact resistance, high parasitic capacitance, and stress-induced V T shift [10] - [20] . Therefore, it is imperative that these non-idealities be captured in the small signal model. In this letter, we present an accurate TFT small signal model where the contact resistance (R C ), parasitic capacitance, and stress induced threshold voltage (V T ) shift are considered. The small signal behavior is analyzed through measurements of S-parameters, current-voltage (I-V) and capacitancevoltage (C-V) characteristics, and bias-induced instability.
II. THEORETICAL ANALYSIS
The TFT structure examined here and equivalent passive components are shown in Fig. 1(a) , in which the transistor is working in the saturation regime, where the bias conditions follow V DS >V GS >V T . The shaded region indicates the formed channel and pinch-off happens at the edge adjacent to the drain electrode. As illustrated, the channel capacitance only contributes to the source side since the drain side is pinched off. The corresponding small signal equivalent circuit model is shown in Fig. 2(b Test structures used for model synthesis were IGZO TFTs reported in [23] , [26] . The device under test has following physical and geometrical parameters: t s = 50nm, is then represented by a voltage controlled current source in parallel with an output resistance (r o ), which is supported by Thévenin's theorem [21] , [22] since other capacitance or inductance effects are negligible.
This approach takes a different path from the CMOS small signal model (see also Fig. 2 ). In particular, the contact resistance separates the channel capacitor (C ch ) and the overlap capacitor at the source side (C OVS ), which would yield a different frequency response, especially for the S 11 parameter. In addition, the transconductance (g m ) in the TFT model seen in Fig. 2(b) is no longer in linear operation as a function of 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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the bias voltage. Note that the connection of contact resistance and C ch are also valid for other material families and device structures.
A. Small Signal Model at Low Frequency
At very low frequencies, all the parasitic capacitances and channel capacitances can electrically be treated as open-circuit connections. This is valid when the frequency of concern is much smaller than the first pole of the frequency response (i.e.
where R L is the load resistance connected at the drain of the TFT, assuming no parasitic at input). In this frequency regime, the TFT model can be equivalent to the CMOS model omitting all the capacitors according to Thévenin's theorem. Note that the g m and r o in Fig. 2(a) can be calculated directly from the derivative of the measured drain current vs. gate-source voltage (i.e. I D -V GS ) and drain current vs. drain-source voltage (i.e. I D -V DS ) curves, respectively, while g mi and an internal output resistance (r oi ) cannot be obtained directly from the static behavior. As both models should capture the same derivatives of the static behavior, the expressions for g mi and r oi as a function of measurable parameters can be derived as follows:
Here, R C = R D = R S , assuming the contact properties at source and drain sides are symmetrical. According to the static models developed in [23] based on the same set of samples, the internal g mi (Fig. 2(b) ) considering V T shift can be expressed as:
where g mi0 is the initial value without any V T shift,
as α is a constant close to zero, K is weakly dependent on bias and can be treated as a constant. The | V T | can be represented with the following stretched exponential functions for stress and recovery stages,
, [18] . Here, V Tst is the initial value of V T at the start of recovery stage, τ S and τ R are time constants for stress and recovery stages, respectively, and β S and β R are exponents for stress and recovery stages, respectively. These parameters are different relating to stress conditions, such as bias stress and illumination stress [10] , [18] , [24] . The assumption of V T V GS − V T is used in the approximation of Eq. (3).
The derivation above shows that the V T shift can be represented by a separate component. The corresponding small-signal model is shown in Fig. 2(b) .
B. Small Signal Model at High Frequency
At higher frequencies, capacitance effects are no longer negligible (i.e. when the low frequency assumption in the above section is violated), and the small signal model becomes different from the CMOS counterpart. This means that the two models in Fig.2 should give different cut-off frequencies and different bode-plots for the current gain (H 21 ).
The short circuit current gain (A i ) calculated from the CMOS model in Fig.2(a) is represented as,
In the bode plot for Eq. (4), there should be one pole and zero. And the cutoff frequency (f T ) is then approximated by assuming that the zero of g m /C OVD is far from the point of the cutoff frequency. Thus,
where C tot is the sum of all capacitances of the transistor.
In contrast, the current gain calculated for the TFT small signal model seen in Fig.2(b) is shown in (6) , at the bottom of the next page, where C OV = C OV S + C OV D . Therefore the cut-off frequency is:
From Eqs. (5) and (7), we can clearly see that the major difference between Figs.2(a) and (b) comes from the term g m R C C ch . This implies that this difference depends on the value of R C and the fraction C ch is of the total capacitance. Note that C ch is related to both free and trapped charges associated with the degree of disorder in the channel layer [25] , [26] . This also indicates that the CMOS model can be inaccurate especially when the contact resistance and overlap capacitance are big and small, respectively.
III. RESULTS AND DISCUSSIONS
The s-parameters are measured using the Keysight E5061B network analyzer calibrated by CS-11 calibration substrate provided by GGB Industries, Inc. The DC bias is at V GS = 8V and and V DS = 15V. The cut-off frequency extracted from the converted H 21 parameter yields the result shown in Fig. 3 . The extracted device parameters used here are as follows: g m = 16.5 μS, C ch = 0.2 pF, C OVD = C OVS = 0.43 pF, r o = 1.4M , R C = 30k . The C OVD/S > C ch due to a longer overlap length than the channel and the value of g m mentioned above is extracted from S21 directly, which is consistent with that of g m from a static I-V measurement (∼16.4μS).
The measurement results show a cutoff frequency of 3.11MHz while the proposed TFT and CMOS models predict cutoff frequencies of 3.14MHz and 2.72MHz, respectively. This yields an error of 1% and 12.5%, respectively.
Note that H 21 can be calculated from all four s-parameters using the following relation, However, since the TFT is very resistive in s-parameter measurements, Eq.(8) can be approximated as,
Therefore, the frequency response of the TFT is dominated by the S 11 and S 21 . The measurement and computational results shown in Fig. 4 indicate that the major difference of the two models lies in S 11 , which can be explained by the different C ch connection at the gate-source port. Another important factor for TFTs is the threshold voltage shift ( V T ). In order to examine its influence on the small signal behavior, a constant bias stress measurement is performed on a W/L=50μm/10μm TFT with V GS = 8 V and V DS = 15 V for total 10 hours while f T and V T are measured at every logarithmic time interval (the I-V sweep is done to extract the value of V T , which briefly disrupts the constant Fig 5. The V T increases to +0.2 V in total after the 10 hours bias stress and the respective f T drops to 0.08 MHz almost linearly. This is due to the relatively small V T compared with V GS which leads to first order approximation of Eq. (7). From Eq. (3) & (7) we have:
where β is the constant found to be about −3.2×10 6 [Hz/V] for the examined TFTs. Eq.(10) allows to estimate the shift in unity gain frequency with threshold voltage shift. Here, the coefficient β will be different for different material-and process-based TFTs. The summary of the model equivalence and parameter relations is given in Table I . Note that when CMOS model is used, the effect of R C is included in g m term. When the equivalent conditions are met, the TFT model yields to the CMOS model in all frequency range. The significance of the model difference is determined by value of R C and C ch . 
